Regviz

Espressif Systems /ESP32 /UART0 /INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_CLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/UART0/INT_CLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXFIFO_FULL_INT_CLR)RXFIFO_FULL_INT_CLR 0 (TXFIFO_EMPTY_INT_CLR)TXFIFO_EMPTY_INT_CLR 0 (PARITY_ERR_INT_CLR)PARITY_ERR_INT_CLR 0 (FRM_ERR_INT_CLR)FRM_ERR_INT_CLR 0 (RXFIFO_OVF_INT_CLR)RXFIFO_OVF_INT_CLR 0 (DSR_CHG_INT_CLR)DSR_CHG_INT_CLR 0 (CTS_CHG_INT_CLR)CTS_CHG_INT_CLR 0 (BRK_DET_INT_CLR)BRK_DET_INT_CLR 0 (RXFIFO_TOUT_INT_CLR)RXFIFO_TOUT_INT_CLR 0 (SW_XON_INT_CLR)SW_XON_INT_CLR 0 (SW_XOFF_INT_CLR)SW_XOFF_INT_CLR 0 (GLITCH_DET_INT_CLR)GLITCH_DET_INT_CLR 0 (TX_BRK_DONE_INT_CLR)TX_BRK_DONE_INT_CLR 0 (TX_BRK_IDLE_DONE_INT_CLR)TX_BRK_IDLE_DONE_INT_CLR 0 (TX_DONE_INT_CLR)TX_DONE_INT_CLR 0 (RS485_PARITY_ERR_INT_CLR)RS485_PARITY_ERR_INT_CLR 0 (RS485_FRM_ERR_INT_CLR)RS485_FRM_ERR_INT_CLR 0 (RS485_CLASH_INT_CLR)RS485_CLASH_INT_CLR 0 (AT_CMD_CHAR_DET_INT_CLR)AT_CMD_CHAR_DET_INT_CLR

Fields

RXFIFO_FULL_INT_CLR

Set this bit to clear the rxfifo_full_int_raw interrupt.
TXFIFO_EMPTY_INT_CLR

Set this bit to clear txfifo_empty_int_raw interrupt.
PARITY_ERR_INT_CLR

Set this bit to clear parity_err_int_raw interrupt.
FRM_ERR_INT_CLR

Set this bit to clear frm_err_int_raw interrupt.
RXFIFO_OVF_INT_CLR

Set this bit to clear rxfifo_ovf_int_raw interrupt.
DSR_CHG_INT_CLR

Set this bit to clear the dsr_chg_int_raw interrupt.
CTS_CHG_INT_CLR

Set this bit to clear the cts_chg_int_raw interrupt.
BRK_DET_INT_CLR

Set this bit to clear the brk_det_int_raw interrupt.
RXFIFO_TOUT_INT_CLR

Set this bit to clear the rxfifo_tout_int_raw interrupt.
SW_XON_INT_CLR

Set this bit to clear the sw_xon_int_raw interrupt.
SW_XOFF_INT_CLR

Set this bit to clear the sw_xon_int_raw interrupt.
GLITCH_DET_INT_CLR

Set this bit to clear the glitch_det_int_raw interrupt.
TX_BRK_DONE_INT_CLR

Set this bit to clear the tx_brk_done_int_raw interrupt…
TX_BRK_IDLE_DONE_INT_CLR

Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
TX_DONE_INT_CLR

Set this bit to clear the tx_done_int_raw interrupt.
RS485_PARITY_ERR_INT_CLR

Set this bit to clear the rs485_parity_err_int_raw interrupt.
RS485_FRM_ERR_INT_CLR

Set this bit to clear the rs485_frm_err_int_raw interrupt.
RS485_CLASH_INT_CLR

Set this bit to clear the rs485_clash_int_raw interrupt.
AT_CMD_CHAR_DET_INT_CLR

Set this bit to clear the at_cmd_char_det_int_raw interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data